# Tutorial 1 Answers 

## CO 2103 Assembly Language

## Logic Gates - 1

- Considering binary addition:
- $0+0=0$
- $0+1=1$
- $1+0=1$
- $1+1=10$
- Ignoring carry (only 1 bit result), consider the Augend (A) and Addend (B) as the inputs and the Sum (S) as output, we have

| Inputs |  | Output |
| :---: | :---: | :---: |
| A | B | S |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

- Task 1: Design a logic circuit that will provide the function of 1-bit addition shown above. Hint: Refer to slides on Logic Gates.


## Logic Gates - 2

- The 1-bit Adder designed earlier and its truth table is not complete as it ignored the Carry
- Task 2: Draw the truth table for a 1-bit Adder with 2 inputs (Augend A and Addend B) and 2 outputs (Sum S and Carry C).
- Task 3: For the truth table in Task 2, design the logic circuit to provide the functions. Hint: Treat each output as an independent circuit.

- A 1-bit Adder adds two 1-bit numbers. For two n-bit numbers, we use n 1-bit Adders.


## Logic Gates - solutions 1

## Task 1



Task 2

| Inputs |  | Output |  |
| :---: | :---: | :---: | :---: |
| A | B | S | C |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

Task 3


## Logic Gates - 3

- Task 4: Diagram on the right shows the use of four 1-bit Adder (from Task 3) to perform 4-bit hardware addition. Determine the Sum. Is the Sum correct? Explain what is incomplete and conclude that the 1-bit Adder in Task 3 is a Half-Adder.



## Logic Gates - solutions 2

- Task 4
- add bit to bit from both numbers
$-\mathrm{S}_{\mathrm{o}}=\mathrm{A}_{\mathrm{o}}+\mathrm{B}_{0}, \mathrm{~S}_{1}=\mathrm{A}_{1}+\mathrm{B}_{1}, \mathrm{~S}_{2}=\mathrm{A}_{2}+\mathrm{B}_{2}, \mathrm{~S}_{3}=\mathrm{A}_{3}+\mathrm{B}_{3}$
- Circuit: Sum = 0010b (wrong)

| Carry | 1 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
| $A$ |  | 0 | 1 | 1 | 0 |
| $B$ | + | 0 | 1 | 0 | 0 |
|  |  | 1 | 0 | 1 | 0 |

- the sum produced by the circuit is incorrect as the circuit omitted the carry, in this case the carry occurs at position 2 , which should be added to next position, in this case at position 3
- for the above reason, the adder is not complete and is called halfadder


## Logic Gates - 4

- Task 5: A Full-Adder will have 3 inputs - Augend A, Addend B and Carry In $\mathrm{C}_{\mathrm{i}}$, and have 2 outputs - Sum S and Carry Out $\mathrm{C}_{0}$. Draw the Truth Table for a Full-Adder and design a Full-Adder using two Half-Adders. Hint: Use an OR gate to combine the Carries from both Half-Adders to give you the final Carry Out.
- Task 6: Replace the Half-Adders in the diagram in Task 4 with FullAdders and make necessary connections. Draw the Full-Adder as a Box with 3 inputs and 2 outputs. Determine the Sum. Is the Sum correct?


## Logic Gates - solutions 3

- Task 5



## Logic Gates - solutions 4

- Task 6



## Hardware to Software - 1

- In hardware, data are stored as ON or OFF. This can be achieved through storage of electric charge. We can analogize this concept as having hardware switches to store our data. We can imagine that each set of switches is a memory location.
- Task 7: Diagram on the right shows four set of switches used to store our data. Let $\mathrm{ON}=1$ and $\mathrm{OFF}=0$, determine the data (in binary form) stored in each set. Note "down" position is ON and black box indicates position of the switch.
- Task 8: How many different objects (e.g. character, word, statement, instruction, etc) can be represented by a 4-bit code?



## HW to SW - solutions 1

- Task 7
- SET \#1 - 1010
- SET \#2 - 0111
- SET \#3 - 0001
- SET \#4-1011
- Task 8
$-2^{4}=16$ different objects


## Hardware to Software - 2

- Diagram below shows an over simplified hypothetical CPU with 4bit Data and 6 registers (X, Y, ACC, IR, PC, MAR). It can access up to 16 memory locations (only). Data are stored into the memory locations through hardware (e.g. hardwired, switches) or from registers (only).



## Hardware to Software - 3

- The Instruction Set for the system in previous slide is shown on the right. As an example, the low level (Assembly Language) implementation for the high level statement of

$$
\mathrm{F}=\mathrm{A}+\mathrm{B}
$$

(where F is stored in location 1100, A and B are content of location 1111 and 1110 respectively) will be as follow:

$$
\begin{aligned}
& \text { GETX3 } ; \mathrm{X}=\mathrm{A} \\
& \text { GETY2 } ; \mathrm{Y}=\mathrm{B} \\
& \text { ADD } ; \mathrm{ACC}=\mathrm{A}+\mathrm{B} \\
& \text { PUTAo } ; \mathrm{F}=\mathrm{ACC}=\mathrm{A}+\mathrm{B}
\end{aligned}
$$

| Machine <br> Code | Instruction | Function |
| :---: | :---: | :---: |
| 0000 | GETXo | $(\mathrm{X}) \leftarrow(1100)$ |
| 0001 | GETX1 | $(\mathrm{X}) \leftarrow(1101)$ |
| 0010 | GETX2 | $(\mathrm{X}) \leftarrow(1110)$ |
| 0011 | GETX3 | $(\mathrm{X}) \leftarrow(1111)$ |
| 0100 | GETYo | $(\mathrm{Y}) \leftarrow(1100)$ |
| 0101 | GETY1 | $(\mathrm{Y}) \leftarrow(1101)$ |
| 0110 | GETY2 | $(\mathrm{Y}) \leftarrow(1110)$ |
| 0111 | GETY3 | $(\mathrm{Y}) \leftarrow(1111)$ |
| 1000 | PUTAo | $(1100) \leftarrow(\mathrm{ACC})$ |
| 1001 | PUTA1 | $(1101) \leftarrow(\mathrm{ACC})$ |
| 1010 | PUTA2 | $(1110) \leftarrow(\mathrm{ACC})$ |
| 1011 | PUTA3 | $(1111) \leftarrow($ ACC $)$ |
| 1100 | CLRX | $(\mathrm{X})=0$ |
| 1101 | CLRA | $(\mathrm{ACC})=0$ |
| 1110 | ADD | ACC $\leftarrow \mathrm{X}+\mathrm{Y}$ |
| 1111 | SUB | ACC $\leftarrow \mathrm{X}-\mathrm{Y}$ |

Legend:
(R) Content of Register R (R can be X, Y or ACC)
(nnnn) Content of location nnnn

## Hardware to Software - 4

- Task 9 to 13 refer to the system in the previous two slides.
- Task 9: Implement the following high level statement in low level.

$$
\mathrm{F}=\mathrm{A}-(\mathrm{B}+\mathrm{C})
$$

(where F is stored in location $1100, \mathrm{~A}, \mathrm{~B}$ and C are content of location 1111, 1110 and 1101 respectively)

- Note at high level we are not concerned on where A, B, C and F are handled in the computer. However, at low level we have to be specific where are these variables stored in the memory (hardware).
- Task 10: Convert the AL program in Task 9 into Machine Language (Machine Codes) program.
- Task 11: If the CPU will start executing from location oooo every time it is turned ON, determine where will the Machine Codes be stored in the memory.


## HW to SW - solutions 2

- Task 9
- GETX2 ; $(\mathrm{X})=(1110)=\mathrm{B}$
- GETY1 ; $(\mathrm{Y})=(1101)=\mathrm{C}$
$-\mathrm{ADD} \quad ; \mathrm{ACC}=\mathrm{X}+\mathrm{Y}=\mathrm{B}+\mathrm{C}$
- PUTAo $;(1100)^{*}=(\mathrm{ACC})=\mathrm{B}+\mathrm{C}$
- GETX3 ; $(\mathrm{X})=(1111)=\mathrm{A}$
- GETYo $;(Y)=(1100)^{*}=\mathrm{B}+\mathrm{C}$
$-\mathrm{SUB} \quad ; \mathrm{ACC}=\mathrm{X}-\mathrm{Y}=\mathrm{A}-(\mathrm{B}+\mathrm{C})$
$-\mathrm{PUTAO} ; \mathrm{F}=(1100)=(\mathrm{ACC})=\mathrm{A}-(\mathrm{B}+\mathrm{C})$
- *can be other appropriate memory location


## HW to SW - solutions 3

- Task 10 \& 11

| Address | Machine C | Assembly L | Remarks |
| :--- | :---: | :--- | :--- |
| 0000 | 0010 | GETX2 | $(\mathrm{X})=(1110)=\mathrm{B}$ |
| 0001 | 0101 | GETY1 | $(\mathrm{Y})=(1101)=\mathrm{C}$ |
| 0010 | 1110 | ADD | ACC $=\mathrm{X}+\mathrm{Y}=\mathrm{B}+\mathrm{C}$ |
| 0011 | 1000 | PUTAo | $(1100)=(\mathrm{ACC})=\mathrm{B}+\mathrm{C}$ |
| 0100 | 0011 | GETX3 | $(\mathrm{X})=(1111)=\mathrm{A}$ |
| 0101 | 0100 | GETYo | $(\mathrm{Y})=(1100)=\mathrm{B}+\mathrm{C}$ |
| 0110 | 1111 | SUB | ACC $=\mathrm{X}-\mathrm{Y}=\mathrm{A}-\mathrm{B}+\mathrm{C})$ |
| 0111 | 1000 | PUTAo | $\mathrm{F}=(1100)=(\mathrm{ACC})=\mathrm{A}-(\mathrm{B}+\mathrm{C})$ |

## Hardware to Software - 5

- Task 12: Using the data in Slide 7, determine the value stored at location 1100 after execution of the following instructions:

GETXo
GETY3
SUB
PUTAo

- The system investigated in Task 9 to 12 is not really useful as it does not allow us to store external data into the memory. For example, we can't perform the following operations:
- store 5 into location 1101
- perform $\mathrm{F}=3+10$
- Task 13: State three other operations the system cannot perform.
- To enable the above operations, the Instruction Set need to be modified - hence hardware logic to be modified. We will leave this challenging issue to an assessed work in near future.


## HW to SW - solutions 4

- Task 12
- GETXo $\quad ; \mathrm{X}=(1100)=1111$
- GETY3
; $\mathrm{Y}=(1111)=1101$
- SUB
; $\mathrm{ACC}=\mathrm{X}-\mathrm{Y}=1111-1101=0010$
- PUTAO $\quad ;(1100)=(A C C)=0010$
- only content of location 1100 becomes 0010
- Task 13
- any other operations NOT in the instruction set, e.g. multiplication, division, copying between memory locations, accessing memory locations other than 1100 to 1111, etc


## Number Systems

- Task 14:

1. Convert the following binary numbers to decimal:: (a) 0110, (b) 1011, (c) 11110000, (d) 10101010
2. Convert the following binary numbers to hexadecimal:
(a) 1110, (b) 11011, (c) 110110101, (d) 1010111101110010
3. Convert the following decimal numbers to binary and hexadecimal:
(a) 12 , (b) 15 , (c) 27 , (d) 96
4. Perform the following unsigned binary additions:
(a) $1+1$, (b) $1010+1111$, (c) $110111+11001$
5. If a program variable is to be used to store a unique number identifying any day in the year, how many bits will be required to store it? How many bits to store the year?

## Signed Integers Representation

- Task 15:

1. For an 10 -bit group, work out the representation for -371 in (a) Sign \& Magnitude, (b) 1's Complement, (c) 2's Complement, (d) Excess-512, (e) Excess-400
2. For a 10-bit group, what range of integers can be represented using
(a) Sign \& Magnitude, (b) 1's Complement, (c) 2's Complement, (d) Excess-512
3. Express 9876510 in BCD
4. Form the negative equivalent of the following 8 -bit 2 's Complement numbers
(a) 00011001, (b) 00011110, (c) 01101000, (d) 01110100 by comparing the resulting bit patterns to the originals, can you spot a "short cut" method for the conversion? Hint: Change Sign Rule III
5. Perform the following 12-bit 2's complement subtraction 101010101011 - 101100001101

## Task 14 - solution

- 1 - (a) 6, (b) 11, (c) 240, (d) 170
- 2 - (a) E, (b) 1B, (c) 1B5, (d) AF72
- 3 - (a) 1100, C, (b) 1111, F, (c) 1,1011, 1B, (d) 110,0000, 60
- 4 - (a) 10, (b) 1,1001, (c) 101,0000
- 5 -
- 366 days max, $2^{\mathrm{n}} \geq 366$, n=10-bit
- 2007 or xxxx years, say $9999,2^{n} \geq 9999, n=14$-bit
- however, there can be other solutions depending on various factors:
- format of representation, e.g. unsigned, BCD
- range of years interested, e.g. a decade, a millennium, 2 digits, 4 digits


## Task 15 - solution

- 1 - (a) 1101110011 , (b) 1010001100 , (c) 10 1000 1101, (d) 001000 1101, (e) 0000011101
- $2-(\mathrm{a})$, (b) -511 to 511 , (c) -512 to 511 , (d) -512 to 511
- 3-10011000 01110110010100010000
- 4 - (a) 1110 0111, (b) 11100010 , (c) 1001 1000, (d) 10001100
- 5-1111 10011110 (negate the subtrahend and ADD)


## ASCII

- Task 16: Referring to ASCII code table, determine the message stored in the memory as shown below with the first character starting at lowest memory location $10000000\left(80_{h}\right)$.

| $\begin{array}{r} \text { Address: } \\ 10000000 \end{array}$ |  |
| :---: | :---: |
|  | 01000010 |
| 10000001 | 01110010 |
| 10000010 | 01100001 |
| 10000011 | 01110110 |
| 10000100 | 01101111 |
| 10000101 | 00100001 |
| 10000110 | 00100000 |
| 10000111 | 01111001 |
| 10001000 | 01101111 |
| 10001001 | 01110101 |
| 10001010 | 00100000 |
| 10001011 | 01101000 |


| Address: |  |
| :---: | :---: |
| 10001100 | 01100001 |
| 10001101 | 01110110 |
| 10001110 | 01100101 |
| 10001111 | 00100000 |
| 10010000 | 01100011 |
| 10010001 | 01101111 |
| 10010010 | 01101110 |
| 10010011 | 01110001 |
| 10010100 | 01110101 |
| 10010101 | 01100101 |
| 10010110 | 01110010 |
| 10010111 | 01100101 |


| Address: |  |
| :---: | :---: |
| 10011000 | 01100100 |
| 10011001 | 00100000 |
| 10011010 | 01110100 |
| 10011011 | 01101000 |
| 10011100 | 01100101 |
| 10011101 | 00100000 |
| 10011110 | 01100010 |
| 10011111 | 01100001 |
| 10100000 | 01110010 |
| 10100001 | 01110010 |
| 10100010 | 01101001 |
| 10100011 | 01100101 |


| Address: |  |
| :---: | :---: |
| 10100100 | 01110010 |
| 10100101 | 01110011 |
| 10100110 | 00100000 |
| 10100111 | 01110100 |
| 10101000 | 01100111 |
| 10101001 | 00100000 |
| 10101010 | 01110100 |
| 10101011 | 01101000 |
| 10101100 | 01100101 |
| 10101101 | 00100000 |
| 10101110 | 01100100 |
| 10101111 | 01101111 |


| Address: |  |
| :---: | :---: |
| 10110000 | 01101111 |
| 10110001 | 01110010 |
| 10110010 | 00100000 |
| 10110011 | 01101111 |
| 10110100 | 01100110 |
| 10110101 | 00100000 |
| 10110110 | 01000001 |
| 10110111 | 01001100 |
| 10111000 | 00100000 |
| 10111001 | 00101110 |
| 10111010 | 00101110 |
| 10111011 | 00101110 |

- Note a short hand to write the above memory contents is in HEX: 80: 42726176 6F 212079 6F 7520686176652063 6F 6E 71 94: 7565726564207468652062617272696572732074 A8: 6F 207468652064 6F 6F 7220 6F 662041 4C 20 2E 2E 2E


## ASCII - solution

- Task 16: Bravo! you have conquered the barriers to the door of AL ...

